New work from Stanford University goes beyond simple bump shear testing to allow simulation of stresses exerted on chips during semiconductor packaging. The researchers are able to explore how the stresses affect back-end structures. Read More
Semi conductor packaging, micro-electric packaging
0 comments:
Post a Comment